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R2 
The problem: To design an ac amplifier that will 
present a high, stable input impedance and operate 
efficiently at low intrinsic noise levels. 
The solution: A four-stage transistorized amplifier 
employing a field effect transistor in the first stage to 
provide a high input impedance and low intrinsic noise 
levels. 
How it's done: The input signal is applied to the 
gate of the field effect transistor, Qi, which is a major-
ity-carrier device and hence is free of the noise asso-
ciated with minority-carrier current flow. The gate 
presents an impedance on the order of 109 ohms; 
therefore the actual impedance presented to the signal 
is determined by the magnitude of R 1 (107 ohms). The
first stage provides a voltage gain of 20. Direct-cou-
pled transistors Q 2, Q 3, and Q4 provide three addi-
tional stages of amplification. The total open-loop 
voltage gain of all four transistors is 3 x 106. 
The low-frequency cutoff, determined by R 1 and C3, 
occurs at 159 cps. The high-frequency response is de-
termined by the time constants of the four transistors 
and the feedback network (R 1 , L 1 , R 2, C 2). A closed-
loop midband voltage gain of 1000 is attained with a 
feedback factor of 3000. A low closed-loop gain for dc 
prevents input drifts from producing excessive shifts 
in output operating points. Temperature variations 
from —55°C to +125°C produce a closed-loop mid-
band gain variation of approximately ±0.1,. The 
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circuit has a 3-microsecond rise time and an 8, over-
shoot and consumes a small amount of power com-
pared to conventional bootstrap amplifiers. 
Notes: 
I. The amplifier is suited to carrier or narrow-band 
sine wave applications since the bandpass and gain 
may be easily controlled. Its large intrinsic band-
width and good transient response would also 
make it useful in pulse systems.
2. Inquiries concerning this innovation may be di-
rected to: 
Technology Utilization Officer 
Jet Propulsion Laboratory 
4800 Oak Grove Drive 
Pasadena, California, 91103 
Reference: 1365-10232 
Patent status: NASA encourages commercial use 
of this innovation. No patent action is contemplated. 
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